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(57) ABSTRACT 
A frequency mixing apparatus is provided. In the frequency 
mixing apparatus, a PMOS transistor is coupled to an 
NMOS transistor in a cascade configuration and an LO 
signal is applied to the bulks of the PMOS and NMOS 
transistors so that an input signal applied to their gates is 
mixed with the LO signal. High isolation between the bulks 
and gates of the transistors resulting from application of the 
LO signal to the bulks prevents leakage of the LO signal, 
thereby decreasing a DC offset voltage. This renders the 
frequency mixing applicable to a DCR. Also, due to the 
cascade configuration similar to an inverter configuration, 
the frequency mixing apparatus can be incorporated in an 
FPGA of a MODEM in SDR applications. Frequency mix-
ing based on switching of a threshold voltage decreases a 
noise factor and enables frequency mixing in a low supply 
voltage range, thereby decreasing power consumption. 
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FREQUENCY MIXING APPARATUS 
PRIORITY 
This application claims priority under 35 U.S.C. § 119 to 5 
a provisional application entitled "Harmonic Frequency 
Converter Using Four Terminal Square Law" filed in the 
U.S. Patent Office on Sep. 8, 2004 and assigned Ser. No. 
60/607,921 and an application entitled "Frequency Mixing 
Apparatus" filed in the Korean Intellectual Property Office 10 
on Mar. 11, 2005 and assigned Ser. No. 2005-20622, the 
contents of which are incorporated herein by reference. 
BACKGROUND OF THE INVENTION 
2 
Therefore, the differential amplifier with the transistors 
Ql and Q2 operates depending on the operations of the 
differential amplifier with the transistors Q3 and Q4 and the 
differential amplifier with the transistors QS and Q6. This 
means that the output signal V out is equivalent to the waves 
of the input signal V,n at the voltage level of the LO signal 
V Lo· This type of frequency mixer is typical and its output 
signal Vout is expressed as Vout=RL/RE·V,n·VLo· 
The above conventional frequency mixer mixes frequen-
cies by controlling the switching of the input signal by 
means of the LO signal. It exhibits the drawbacks of very 
poor linearity, unavailability in a low supply voltage range, 
great power consumption in the case of increasing the 
supply voltage range, and the increase of high direct current 
1. Field of the Invention 
15 (DC) offset voltage level caused by leakage current of 
transistors. 
The present invention relates generally to a frequency 
mixing apparatus, and in particular, to a frequency mixing 
apparatus in which a P-charmel metal oxide semiconductor 
(PMOS) transistor is coupled to an N-channel metal oxide 20 
semiconductor (NMOS) transistor in a cascade configura-
tion and a local oscillator (LO) signal is applied to the bulks 
SUMMARY OF THE INVENTION 
An object of the present invention is to substantially solve 
at least the above problems and/or disadvantages and to 
provide at least the advantages described below. Accord-
ingly, an object of the present invention is to provide a 
frequency mixing apparatus with transistors coupled in a 
of the PMOS and NMOS transistors so that an input signal 
applied to their gates is mixed with the LO signal. 
2. Description of the Related Art 25 
cascade configuration, for operating in a low supply voltage 
Typically, a mixer is used for frequency conversion when 
designing a radio frequency (RF) transceiver in a mobile 
communication system. Since this mixer relies on the non-
linearity of diodes or metal-semiconductor field effect tran-
sistors (MES FE Ts), a large number of harmonic waves and 30 
intermodulation distortion (IMD) signals are produced when 
an RF or intermediate frequency (IF) signal and a LO signal 
are applied. 
FIG. 1 is a circuit diagram of a conventional frequency 
mixer. Referring to FIG. 1, the frequency mixer is a kind of 35 
multiplier. An output signal V out is the product of an input 
signal V,n and a LO signal V Lo· That is, the output signal 
V is a signal having the voltage level of the input signal V,n 
at°the frequency of the LO signal V Lo· 
The frequency mixer includes three differential amplifi- 40 
ers. A differential amplifier with two transistors Ql and Q2 
generates an output proportional to the difference between 
inputs v,n' that is, the difference between the collector 
currents of the transistors Ql and Q2, Ic1-Ic2 · Specifically, 
as the input signal V,n swings between positive ( +) and 45 
negative (-) values, the collector currents Ic1 and Ic2 flow-
ing through the transistors Ql and Q2 also swing. 
The collector current Ic1 of the transistor Ql is the output 
current of another differential amplifier with transistors Q3 
and Q4. The collector current Cc2 of the transistor Q2 is the 
output current of a third differential amplifier with transis-
tors QS and Q6. These two differential amplifiers generate 
outputs proportional to the difference between LO signals 
50 
V Lo· More specifically, along with the swing of the LO 
signal VL0 , the outputs Clc3-Ic5 ) and Clc4-Ic6 ) of the 55 
differential amplifiers also swing in opposite directions. 
Consequently, each of the transistor pairs Q3 & Q4 and QS 
& Q6 can be replaced with complementary switches. When 
viewed as switches, the two transistors Q3 and Q6 are turned 
on/off simultaneously and the two transistors Q4 and QS are 60 
also turned on/off simultaneously. 
Current ILI flowing through a resistor RLI is the sum of the 
collector current Ic3 of the transistor Q3 and the collector 
current Ics of the transistor Q5 . Current IL2 flowing through 
a resistor RL2 is the sum of the collector current Ic4 of the 65 
transistor Q4 and the collector current Ic6 of the transistor 
Q6. 
range. 
Another object of the present invention is to provide a 
frequency mixing apparatus having a low DC offset voltage 
by applying an LO signal to the bulk ports of transistors. 
The above object is achieved by providing a frequency 
mixing apparatus. In the frequency mixing apparatus, a 
PMOS transistor has a source connected to a power voltage, 
a gate for receiving an input signal, and a bulk for receiving 
an LO signal, an NMOS transistor has a source connected to 
the ground, a drain connected to a drain of the PMOS 
transistor, a gate for receiving the input signal, and a bulk for 
receiving the LO signal. The input signal is mixed with the 
LO signal and the mixed signal is output through the drains 
of the PMOS transistor and the NMOS transistor. 
The frequency mixing apparatus may further include a 
first capacitor serially connected between the bulk of the 
PMOS transistor and a port to which the LO signal is 
applied, a second capacitor serially connected between the 
bulk of the NMOS transistor and the port to which the LO 
signal is applied, a first resistor connected in parallel 
between the source and bulk of the PMOS transistor, a 
second resistor connected in parallel between the source and 
bulk of the NMOS transistor, a third resistor connected in 
parallel between the ground and a port which connects the 
drain of the PMOS transistor to the drain of the NMOS 
transistor, and an inductor between a port to which the input 
signal is applied and a port which connects the gate of the 
PMOS transistor to the gate of the NMOS transistor. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The above and other objects, features and advantages of 
the present invention will become more apparent from the 
following detailed description when taken in conjunction 
with the accompanying drawings in which: 
FIG. 1 is a circuit diagram of a conventional frequency 
mixer; 
FIG. 2 is a circuit diagram of a frequency mixing appa-
ratus according to an embodiment of the present invention; 
and 
FIG. 3 is a circuit diagram of a frequency mixing appa-
ratus according to an alternative embodiment of the present 
invention. 
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DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
Preferred embodiments of the present invention will be 
described herein below with reference to the accompanying 
drawings. In the following description, well-known func-
tions or constructions are not described in detail since they 
would obscure the invention in unnecessary detail. 
4 
Equation 4 is in the form of (a-b)2 . Conversion of 
Equation 4 to the form of 2ab leads to Equation 5: 
r:;;-( 1 ( Vss ) 1 ( Vss ) 2 1 ( Vss )' ) (5) 2v05 v, = 2(vcs -- v,)y-V L'fl -- - -- -- - + - - -- ... 
2 2¢1 8 2¢1 16 2¢1 
Equation 5 reveals that with application of the LO signal 
FIG. 2 is a circuit diagram of a frequency mixing appa-
ratus according to an embodiment of the present invention. 
Referring to FIG. 2, in the frequency mixing apparatus, a 
PMOS transistor Pl is coupled to an NMOS transistor Nl in 
a cascade configuration. In other words, the drain of the 
PMOS transistor Pl is coupled to the drain of the NMOS 
transistor Nl. 
10 LO to the bulks of the PMOS transistor Pl and the NMOS 
transistor Nl, subharmonic mixing is facilitated. For har-
monic mixing, conversion gains can be derived from Equa-
tion 5. 
According to the present invention, the gate of the PMOS 
transistor Pl is coupled to that of the NMOS transistor Nl 
and an input signal V,n is applied to the gates. Also, the bulks 
15 
of the PMOS transistor Pl and the NMOS transistor Nl are 
coupled to each other and an LO signal LO is applied to the 20 
bulks. An output signal V out is output from the drains of the 
PMOS transistor Pl and the NMOS transistor Nl. The 
source of the PMOS transistor Pl is connected to a power 
voltage V dd and the source of the NMOS transistor Nl is 
grounded. 25 
In operation, when an RF signal is applied as the input 
signal V,n, and it is mixed with the LO signal LO, an 
intermediate frequency (IF) signal is output as the output 
signal V our If the input signal V,n is an IF signal, and it is 
mixed with the LO signal LO, an RF signal is output as the 30 
output signal v out" 
The principle of frequency mixing will be described with 
reference to mathematical formulas. 




where ~ is a constant of electron mobility, oxide capacitance, 
device width, or device length, v Gs is a voltage level 40 
between the gate and source of the NMOS transistor Nl, v, 
is the threshold voltage level of the NMOS transistor Nl, A 
is a channel length modulation coefficient, and v ns is a 
voltage level between the drain and source of the NMOS 
transistor Nl. 45 
Then v, is expressed as Equation 2: 
(2) 
where v t0 is a threshold voltage level in the absence of body 
effect, y is a body effect coefficient, <Pf is a work function, 
and v sB is a voltage level between the source and bulk of the 
NMOS transistor Nl. 
Equation 1 and Equation 2 combine to yield Equation 3: 
( v GS--v,)2~(v Gs--V,o-Y( 
J2'1>t+v5B-mt;epmrl;J2<jiinjfresetrlxmx))
2 (3) 
Using a Taylor series expansion for 
50 
55 
The term (v Gs-v,) is expressed as Equation 6: 
(6) 
where A\, B\, A 1 and B1 are constants and wRF is an RF 
frequency. 
YsB is expressed by Equation 7: 
(7) 
where A'2 , B'2 , A2 and B2 are constants and w Lo is an LO 
frequency. 
Since an RF signal is applied as V Gs and the LO signal is 
applied as V sB' under the assumption that (v G.s-v,) and V sB 
are given as Equation 6 and Equation 7, respectively, har-
monic conversion gains are determined, according to Equa-
tion 5, by Equation 8, Equation 9 and Equation 10. 
Frequency conversion by the LO frequency is represented 
by Equation 8: 
(8) 
Frequency conversion by 2xLO frequency is represented 
by Equation 9: 
1 2 ~) 
2X: 32 s1 (B2) [cos{(WRF -- 2ww)t) + cos{(WRF -- 2ww)t)] 
Frequency conversion by 3xLO frequency is represented 
by Equation 10: 
1 3 (10) 
3X: 
128 
B1 (B2) [cos{(WRF -- 3ww)t) + cos{(WRF -- 3ww)t)] 
In this way, frequency mixing is carried out utilizing not 
the change of the drain current but the change of the 
threshold voltage. 
FIG. 3 is a circuit diagram of a frequency mixing appa-
/2~f+v sB-mt;epmrl;,j2cjlinffresetrlxmx, the following Equa-
tion 4 results: 
(vcs -- v,)2 = (4) 
60 ratus according to an alternative embodiment of the present 
invention. Like reference numeral denote the same compo-
nents as shown in FIG. 2 and redundant descriptions are 
avoided herein. 
( r:;;-( 1 ( VsB ) 1 ( VsB )
2 
1 ( VsB )' ))
2 
vcs--V<0--r-v2¢1 2 2¢1 --3 2¢1 +16 2¢1 -- ... 
Referring to FIG. 3, the frequency mixing apparatus 
65 further includes resistors R6 and RD capacitors Cc, and an 
inductor L in addition to the components illustrated in FIG. 
2. 
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The inductor L is used for impedance matching of the 
input signal V,n, and the capacitors Cc function to remove a 
DC component. The resistors R6 and RL are provided to 
control a DC voltage. 
In accordance with the present invention as described 
above, since an LO signal is applied to the bulk of a 
transistor, the resulting high isolation between the bulk and 
gate of the transistor prevents leakage of the LO signal, 
thereby decreasing a DC offset voltage. Hence, the fre-
quency mixing apparatuses of the present invention are 10 
applicable to a direct conversion receiver (DCR). Especially, 
the present invention provides a DC offset attenuation 
method applicable to general-purpose terminals, not limited 
to particular applications. 
In the frequency mixing apparatuses of the present inven- 15 
tion, a PMOS transistor is coupled to an NMOS transistor in 
a cascade configuration, which is similar to an inverter 
configuration. Therefore, they can be incorporated in a 
field-programmable gate array (FPGA) of a MODEM in 
software-defined radio (SDR) applications. 20 
In addition, frequency mixing based on switching of a 
threshold voltage decreases a noise factor and is viable in a 
low supply voltage range. Therefore, power consumption is 
decreased. Since the output comes from between the PMOS 
and NMOS transistors, a higher gain can be achieved by 25 
increasing an output impedance. 
While traditionally, a different DC offset attenuation 
method is used, application by application, and applications 
for which DC offset attenuation is viable are limited, the 
present invention eliminates the cause of DC offsets. 30 
Accordingly, the present invention can find its use in all 
small-size, low-power terminals including 4th generation 
( 4G) mobile terminals as well as global system for mobile 
telecommunication (GSM), code division multiple access 
(CDMA), and wireless local area network (WLAN) termi- 35 
nals. 
6 
What is claimed is: 
1. A frequency mixing apparatus comprising: 
a P-channel metal oxide semiconductor (PMOS) transis-
tor having a source connected to a power voltage, a gate 
for receiving an input signal, and a bulk for receiving 
a local oscillator (LO) signal; and 
an N-channel metal oxide semiconductor (NMOS) tran-
sistor having a source connected to the ground, a drain 
connected to a drain of the PMOS transistor, a gate for 
receiving the input signal, and a bulk for receiving the 
LO signal, 
wherein the input signal is mixed with the LO signal and 
a mixed signal is output through the drains of the 
PMOS transistor and the NMOS transistor. 
2. The frequency mixing apparatus of claim 1, further 
comprising: 
a first capacitor serially connected between the bulk of the 
PMOS transistor and a port to which the LO signal is 
applied; and 
a second capacitor serially connected between the bulk of 
the NMOS transistor and the port to which the LO 
signal is applied. 
3. The frequency mixing apparatus of claim 1, further 
comprising: 
a first resistor connected in parallel between the source 
and bulk of the PMOS transistor; and 
a second resistor connected in parallel between the source 
and bulk of the NMOS transistor. 
4. The frequency mixing apparatus of claim 1, further 
comprising a third resistor connected in parallel between the 
ground and a port which connects the drain of the PMOS 
transistor to the drain of the NMOS transistor. 
While the invention has been shown and described with 
reference to certain preferred embodiments thereof, it will be 
understood by those skilled in the art that various changes in 
form and details may be made therein without departing 
from the spirit and scope of the invention as defined by the 
appended claims. 
5. The frequency mixing apparatus of claim 1, further 
comprising an inductor between a port to which the input 
signal is applied and a port which connects the gate of the 
40 PMOS transistor to the gate of the NMOS transistor. 
* * * * * 
